

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/600,875	06/20/2003	Blaine Stackhouse	200207083-1	6673
22879	7590 10/07/2005		EXAM	INER
HEWLETT	PACKARD COMPA	NGUYEN, DANG T		
P O BOX 272	2400, 3404 E. HARMO	NY ROAD		
INTELLECTUAL PROPERTY ADMINISTRATION			ART UNIT	PAPER NUMBER
FORT COLL	INS. CO 80527-2400		2824 `	

DATE MAILED: 10/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

REST AVAILABLE COPY

Ele

		Appli	cation No.	Applicant(s)					
			0,875	STACKHOUSE E	ET AL.				
Office Action Summary		Exam	iner	Art Unit					
		Dang	T. Nguyen	2824					
Period fo	The MAILING DATE of this commun or Reply	nication appears or	the cover sheet	with the correspondence a	ddress				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).									
Status					•				
1)⊠	Responsive to communication(s) fil	ed on 15 August 2	005.						
 1) Responsive to communication(s) filed on <u>15 August 2005</u>. 2a) This action is FINAL. 2b) This action is non-final. 									
· —		this application is in condition for allowance except for formal matters, prosecution as to the ments is							
٠,١	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
4)[∑]	Claim(s) 1-25 is/are pending in the	application							
	Claim(s) <u>1-25</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.								
	Claim(s) <u>12-20</u> is/are allowed.		· consideration.						
•	Claim(s) <u>1-8,11 and 21-25</u> is/are re	erted							
·	Claim(s) 9 and 10 is/are objected to								
/ •	Claim(s) <u>s and ro</u> israte objected to Claim(s) are subject to restri		an requirement						
		ction and/or creeti	on requirement.						
Applicati	on Papers								
9)	The specification is objected to by the	ne Examiner.							
10)🛛	10)⊠ The drawing(s) filed on <u>20 June 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
	Applicant may not request that any object	ection to the drawing	(s) be held in abey	yance. See 37 CFR 1. 85(a) .					
	Replacement drawing sheet(s) includin	g the correction is re	quired if the drawi	ng(s) is objected to. See 37 (CFR 1.121(d).				
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority ι	ınder 35 U.S.C. § 119								
,	2) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priority	documents have	been received in	n Application No					
	3. Copies of the certified copies				al Stage				
	application from the Internation				-				
* 5	* See the attached detailed Office action for a list of the certified copies not received.								
A44.a4	***								
Attachmen	t(s) e of References Cited (PTO-892)		4) Intervio	w Summary (PTO-413)					
	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper N	No(s)/Mail Date					
3) 🔲 Infor	mation Disclosure Statement(s) (PTO-1449 o			of Informal Patent Application (P	TO-152)				
Pape	r No(s)/Mail Date		ο) 🔼 Otner: <u>3</u>	Search history.					

Art Unit: 2824

Response to Amandment

- 1. This office action is in response to applican 's affidavit rule filed on 8/15/05, and has overcome the previous office action. However a new ground of rejection is applying to this office action.
- 2. The indicated allowability of claim 2 is with rawn in view of the newly discovered reference(s) to Ando, U.S. Patent No. 6,560,142 filed: Mar. 22, 2002. Rejections based on the newly cited reference(s) follow.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3-8, 11, and 21-25 are rejected under 35 U.S.C. 102(b) as being anticipated by Patel et al. U.S. patent No. 6,025 737 – filed: May 27, 1997.

Regarding independent claim 1, Fig. 10C of Patel et al. discloses a bias generator [1050, 1055] for testing (intended of use) of a static random access memory SRAM (*Col. 7 lines 55 - 60*) comprising: an output [To core) of the bias generator [1050,1055] and means [1060, 1064] for adjusting a set of available magnitudes at the output of a bias voltage output signal (To core) at the output using metal programming (Col. 15 lines 48 - 53).

Art Unit: 2824

Regarding dependent claim 3, Fig. 10C ft rther discloses wherein the means for adjusting [1060, 1064] comprises a metal trans stor (Col. 15 lines 48 - 53) in the bias generator [1050, 1055], the metal programmable transistor [1060,1064] comprising either or both of a metal-programmable pull-up transistor [1060] and a metal-programmable pull-down transistor [1064] that change one or both of a range and a resolution of the set of available magnitudes (To chre) when the metal-programmable transistors [1060, 1064] is metal programmed (Fig. 10D, 10E).

Regarding dependent claim 4, Fig. 10C e al. further comprising: a pull-up array of transistors [1062] connected between a first supply voltage [VCCQ] and the bias generator output (To Core); a pull-down transistor [1066] connected between the bias generator output (To Core) and a second supply voltage [GROUND]; and a gate bias circuit (Fug. 10E [shift trip point down]) connected between a mode select input (Fig. 10E [Pin]) and a gate of the pull-down transistor [1064], wherein the metal-programmable pull-up transistor [1060] is connected be in parallel or in series with the pull-up transistor array [1062 ...], and wherein the metal-programmable pull-down transistor [1064] is connectable in parallel or in series with the pull-down transistor [1064]...].

Regarding dependent claim 5, Fig. 10C e. al. further discloses wherein each of the metal-programmable pull-up transistor and the metal-programmable pull-down transistor [1060, 1064] has a respective ON state esistance that, when either or both are metal programmed, combines with an effective ON state resistance of the pull-up

Art Unit: 2824

transistor array and an ON state resistance of the pull-down transistor [Fig. 10D, 10E] to adjust the set of available magnitudes.

Regarding dependent claim 6, Fig. 10C c Patel et al. discloses a bias generator [1050, 1055] for testing (intended of us) of a static random access memory SRAM (Col. 7 lines 55 - 60) comprising: a metal p ogrammable transistor [1060, 1064] that adjusts a set of available magnitudes of a bia: voltage output signal (To Core) at the bias generator output (output of 1050, 1055) when metal programmed (Fig. 10D, 10E).

Regarding dependent claims 7 and 8, the claims incorporated the same subject matter as of claims 3 and 4, and rejected a ong the same rationale.

Regarding dependent claim 11, Fig. 10C urther discloses wherein the pull-up array transistors are p- type metal oxide semicond actor transistors [1062....] that function to pull up [VCCQ] the bias voltage output signal [To Core] when in an ON state (Fig. 10), and wherein the pull-down transistor is an n-type metal oxide semiconductor transistors [1062....] that functions to pull down the bias voltage output signal to the second supply voltage [Ground] when in the ON state (Fig. 10E), the second supply voltage [Ground] being less than the first supply voltage [VCCQ], the second supply voltage optionally being zero volts or a ground voltage [Ground].

Regarding dependent claim 21, Fig. 10C—f Patel et al. discloses a method of modifying a set of available magnitudes (Col. 15 lines 50 – 55) of a bias voltage output signal [To Core] generated by a bias generator comprising [1050, 1055]; providing a metal-programmable transistor [1060, 1064] in the bias generator [1050, 1055]; and

Application/Control Number: 10/600,875 Page 5

Art Unit: 2824

metal programming (Fig. 10D, 10E) the metal-programmable transistor [1060, 1064] to connect the transistor to circuitry of the bias generator [1050, 1055), such that a corresponding ON state resistance of the metal-programmed transistor is combined with an effective ON state resistance of the circuit. / (Fig. 10D, 10E) to modify the available magnitudes of the set (Col. 15 lines 50 – 55).

Regarding dependent claims 22 - 24, the claims incorporated substantial the same subject matter as of claims 3 and 4, and rejected along the same rationale.

Regarding dependent claim 25, Fig. 10C of Patel et al. discloses wherein providing a metal programmable transistors [1060-1062] comprises providing either or both of a selection of metal-programmable pull-up transistors (Fig. 10D) and a selection of metal-programmable pull-down transistors (Fig. 10D) in the bias generator [1050, 1055], at least one of the metal-programmable transistors [1030] of each respective selection (Fig. 10D) being different from other metal-programmable transistors [1064] of the respective selections (Fig. 10E), and wherein the tall programming the metal-programmable transistor (Fig. 10E, Fig. 10D) commisses selecting a respective metal-programmable transistor (Fig. 10E, 10D) from either or both the pull-up transistor selection and the pull-down transistor selection, and connecting the selected respective metal-programmable transistor (Fig. 10E, 10E, 10D) to the bias generator circuitry [1050, 1055].

Art Unit: 2824

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention a not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have be an obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 2 is rejected under 35 U.S.C. 103(ε) as being unpatentable by Patel et al., U.S. patent No. 6,025,737 in further view of \ndo U.S. Patent No. 6,560,142 – filed: Mar. 22, 2002.

Patel et al. as applied to claim 1 above, does not discloses the bias output signal (To Core) is biases a gate of a weak write pull-dov:n transistor of a write drives in the memory (SRAM).

Fig. 1 of Ando discloses a bias signal (WW is biasing a gate of a week write pull down transistor (1) of a writer driver (WB) in the mannery.

It is obvious to use the bias generator of Patel et al. in an environment where a driver of a memory is needed or a general combination of memory system elements to provide a particular end result. One a particular end result is know from the viewpoint of overall memory system, it would be obvious to use the particular circuit with specifics components as discussed in Ando to meet refiner ant for that specific use. This refinement of know circuitry such as that taught in Ando is well known in the operating and use of memory circuitry in the production and manufacturing of an memory system and is considered to be routine part of the final stages prior to final preparation for sale and end use.

Art Unit: 2824

Allowable Subject Matter

Page 7

- 5. Claims 9 and 10 are objected to as being dispendent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The primary reason for indication of allowable subject matter is that the prior art fails to teach or suggest "wherein the mode select input controls a selection between a weak write test mode (WWTM) and a default mode of operation of the bias generator, a set of selection inputs selecting the set of available magnitudes of the bias voltage output signal in the WWTM, the bias voltage output signal being a logic high level at the bias generator output in the default mode.".
- 6. Claims 12 20 are allowed over prior art.

The following is a statement of reasons for the indication of allowable subject matter:

With regard to claims 12 and 17, the primary reason for indication of allowable subject matter is that the prior art fails to teach or suggest "a bias generator having a first transistor having a source connected to drains of the pull-up transistor array, a drain connected to the bias generator output and a gate connected to an inverse mode select input; and a second transistor having a source connected to the second supply voltage, a drain connected to the bias generator output, and a gate connected to the inverse mode select input, wherein the mode select input and the inverse mode select input control a selection between a weak write test mode (WWTM) and a default mode of

Page 8

Art Unit: 2824

operation of the bias generator, a set of selection inputs selecting the set of available magnitudes of the bias voltage output signal in the WWTM, the bias voltage output signal being a logic low level at the bias generator output in the default mode".

Response to Arguments

7. Applicant's arguments with respect to claims 1, 6 and 21 have been considered but are most in view of the new ground(s) of rejection.

Prior art

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Selvin et al. Patent No.: US 6,778,450 32 Date of Patent: Aug. 17, 2004

Vangal Patent No.: US 6,735,131 B2 Date of Patent: May. 11, 2004

Contact Information

9. Any inquiry concerning this communication from the examiner should be directed to Dang Nguyen, who can be reached by telephone at (571) 272-1955. Normal contact times are M-F, 8:00 AM - 4:30 PM.

Upon an unsuccessful attempt to contact the examiner, the examiner's supervisor, Richard Elms, may be reached at (571) 272-1869.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist, whose telephone number is (703)

Art Unit: 2824

305-3900. The faxed phone number for organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the Status of an application may be obtained from the patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free) or EBC@uspto.gov.

Dang Nguyen 9/29/2005

RICHARD ELMS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800 Page 9

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS	
IMAGE CUT OFF AT TOP, BOTTOM OR SIDES	·
☐ FADED TEXT OR DRAWING	
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING	
☐ SKEWED/SLANTED IMAGES	
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS	
☐ GRAY SCALE DOCUMENTS	
☐ LINES OR MARKS ON ORIGINAL DOCUMENT	
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUAI	LITY
OTHER:	

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.